

# **FERROELECTRIC REGISTER, AND METHOD FOR MANUFACTURING CAPACITOR OF THE SAME**

## **BACKGROUND OF THE INVENTION**

### 5           1.     Field of the Invention

The present invention relates to a ferroelectric register, and more particularly to a ferroelectric register configured to reduce probability of data storage failure by connecting a plurality of ferroelectric capacitors in  
10 parallel, thereby improving data storage reliability and stability.

### 2.     Description of the Background Art

In general, a ferroelectric random access memory  
15 (FeRAM) has a data processing speed equivalent to a dynamic random access memory (DRAM), and preserves data even when power is off.

The FeRAM is a memory having a similar structure to the DRAM. The FeRAM employs a ferroelectric substance to  
20 form capacitors, and thus uses high remanent polarization which is a property of the ferroelectric substance. Even if electric fields are removed, data are not deleted in the FeRAM due to the remanent polarization.

Fig. 1 is a hysteresis loop provided to explain  
25 properties of a general ferroelectric capacitor.

Referring to Fig. 1, although electric fields are removed in electric field induced polarizations, the ferroelectric capacitor maintains a predetermined amount (A and D) of remanent polarizations (or spontaneous polarizations).

An FeRAM cell introduces the states (D and A) of the remanent polarization to data '1' and '0', respectively, and applies them to memory elements.

Fig. 2 is a diagram illustrating a unit cell of the general FeRAM.

As illustrated in Fig. 2, a bit line BL is formed in one direction, and a word line WL is formed in the direction crossing the bit line BL. A plate line PL is formed in parallel to the word line WL at a predetermined interval. An NMOS transistor has its gate terminal connected to the word line WL, and its source terminal connected to the bit line BL. A ferroelectric capacitor FC has its first terminal connected to the drain terminal of the NMOS transistor, and its second terminal connected to the plate line PL.

In the normal state, the ferroelectric capacitor FC has hysteresis properties of loop A of Fig. 3, but in the weak state, the ferroelectric capacitor FC has deformed properties of loop B of Fig. 3. Therefore, the weak state remanent polarization is much smaller than the normal state remanent polarization.

If the weak state ferroelectric capacitor is used, the remanent polarization thereof is so small that a register may not store nonvolatile data in a power-up mode.

## 5 SUMMARY OF THE INVENTION

The present invention is achieved to solve the above problems. Accordingly, it is an object of the present invention to store data more reliably, by improving the structure of ferroelectric capacitors for storing data in a register using the ferroelectric capacitors.

In order to achieve the above-described object of the invention, a ferroelectric register comprises a pull-up switch, a pull-up driving unit, a write enable control unit, a ferroelectric capacitor unit, a pull-down switch and a pull-down driving unit. The pull-up switch outputs a power voltage when a pull-up enable signal is activated. The pull-up driving unit receives the output voltage from the pull-up switch, and pulls up a voltage of a data storage node for storing a differential data to the power voltage. The write enable control unit transmits the differential data to the data storage node according to a write control signal. The ferroelectric capacitor unit, which includes at least two ferroelectric capacitors connected in parallel between the data storage node and a plate line, stores the differential data when a cell plate signal is activated. The pull-down

switch transmits a ground voltage to the data storage node when a pull-down enable signal is activated. The pull-down driving unit receives the ground voltage from the pull-down switch, and pulls down the voltage of the data storage node  
5 to the ground voltage.

According to one aspect of the invention, a method for manufacturing a capacitor of a ferroelectric register includes: a first process for forming at least two bottom electrode layers commonly connected to an output terminal of  
10 the register; a second process for forming a ferroelectric layer commonly corresponding to at least two bottom electrode layers on the two bottom electrode layers; and a third process for forming a top metal layer receiving a cell plate signal and commonly corresponding to at least two  
15 bottom electrode layers on the ferroelectric layer.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention will become better understood with reference to the accompanying drawings which are given  
20 only by way of illustration and thus are not limitative of the present invention, wherein:

Fig. 1 is a hysteresis loop showing properties of a general ferroelectric capacitor;

Fig. 2 is a diagram illustrating a unit cell of a  
25 general FeRAM;

Fig. 3 is a diagram showing properties of the ferroelectric capacitor in the normal and weak states;

Fig. 4 is a detailed circuit diagram illustrating a ferroelectric register in accordance with the present invention;

Figs. 5 to 8 are detailed structure diagrams respectively illustrating capacitor units of a ferroelectric capacitor unit in accordance with a first embodiment of the present invention;

Fig. 9 is an operational timing diagram in a power-up mode of the ferroelectric register in accordance with the present invention;

Fig. 10 is an operational timing diagram for setting a new data in the register in a program write operation in accordance with the present invention;

Figs. 11 to 14 are detailed structure diagrams respectively illustrating capacitor units of a ferroelectric capacitor unit in accordance with a second embodiment of the present invention;

Figs. 15a and 15b are diagrams illustrating four ferroelectric capacitors connected in parallel in a stack type;

Fig. 16 is a structure diagram illustrating a capacitor unit in accordance with a third embodiment of the present invention;

Fig. 17 is a circuit diagram illustrating a cell plate voltage control unit in accordance with the present invention;

Fig. 18 is a waveform diagram provided to explain an operation of the cell plate voltage control unit; and

Figs. 19 and 20 are timing diagrams in the power-up mode and the program write operation of the register in accordance with the present invention.

#### 10 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.

Fig. 4 is a detailed circuit diagram illustrating a ferroelectric register in accordance with the present invention.

The ferroelectric register includes a pull-up switch P1, a pull-up driving unit 410, a write enable control unit 420, a ferroelectric capacitor unit 430, a pull-down driving unit 440 and a pull-down switch N5.

The pull-up switch P1 outputs a power voltage VCC to the pull-up driving unit 410 when a pull-up enable signal ENP is activated. The pull-up switch P1 is connected between the power voltage terminal VCC and the pull-up driving unit 410, and has its gate terminal connected to receive the

pull-up enable signal ENP.

The pull-up driving unit 410 receives the power voltage VCC from the pull-up switch P1, and pulls up voltages of data storage nodes CN1 and CN2 to the power  
5 voltage VCC.

The pull-up driving unit 410 is positioned between the pull-up switch P1 and the write enable control unit 420, and includes PMOS transistors P2 and P3 connected in a latch structure between the nodes CN1 and CN2.

10 The write enable control unit 420 receives differential data D and /D according to a write enable signal ENW. The write enable control unit 420 includes NMOS transistors N1 and N2 which are respectively connected between the data input terminals and the nodes CN1 and CN2,  
15 and which have their gate terminals commonly connected to receive the write control signal ENW.

The ferroelectric capacitor unit 430 stores the data D and /D from the write enable control unit 420 by generating a voltage difference between the nodes CN1 and CN2 in  
20 response to a cell plate signal CPL.

The ferroelectric capacitor unit 430 includes a plurality of capacitor units FC1~FC4 formed by connecting at least two ferroelectric capacitors in parallel. In accordance with the present invention, the ferroelectric  
25 capacitor unit 430 is formed by connecting at least two

ferroelectric capacitors in parallel, and a data '0' or '1' is sensed by using average remanent polarization of the ferroelectric capacitors connected in parallel. Therefore, even if any one of the ferroelectric capacitors of the capacitor units FC1~FC4 has a weak state, it can be compensated by the other normal state ferroelectric capacitor. Accordingly, the average remanent polarization of the capacitor units FC1~FC4 exists within the normal state data sensing margin range.

10       The structure of the capacitor units FC1~FC4 will now be explained.

In the capacitor unit FC1, the ferroelectric capacitors ① and ② connected in parallel have their one side ends commonly connected to the node CN1, and their other side ends connected to receive the cell plate signal CPL. In the capacitor unit FC2, the ferroelectric capacitors ③ and ④ connected in parallel have their one side ends commonly connected to the node CN2, and their other side ends connected to receive the cell plate signal CPL.

20       In the capacitor unit FC3, the plurality of ferroelectric capacitors ⑤ and ⑥ are connected in parallel between the node CN1 and a ground voltage terminal VSS. In the capacitor unit FC4, the plurality of ferroelectric capacitors ⑦ and ⑧ are connected in parallel between the node CN2 and the ground voltage terminal VSS.



The pull-down driving unit 440 is connected in a latch structure between the nodes CN1 and CN2, for pulling down the voltages of the nodes CN1 and CN2 to the ground voltage VSS from the pull-down switch N5. The pull-down driving unit 5 440 is positioned between the ferroelectric capacitor unit 430 and the pull-down switch N5, and includes NMOS transistors N3 and N4 connected in a latch structure between the nodes CN1 and CN2.

The pull-down switch N5 transmits the ground voltage 10 VSS to the pull-down driving unit 440 when a pull-down enable signal ENN is activated. The pull-down switch N5 is connected between the pull-down driving unit 440 and the ground voltage terminal VSS, and has its gate terminal connected to receive the pull-down enable signal ENN.

15 In addition, the ferroelectric register outputs the stored data through output terminals B and /B.

Figs. 5 to 8 are detailed structure diagrams respectively illustrating the capacitor units FC1~FC4 of the ferroelectric capacitor unit 430 in accordance with a first 20 embodiment of the present invention.

Figs. 5 to 8 illustrate the plurality of ferroelectric capacitors connected in parallel side by side.

Fig. 5 shows the capacitor unit FC1. Two bottom electrode layers corresponding respectively to the two 25 capacitors ① and ② connected in parallel are formed, and one

ferroelectric layer commonly corresponding to the two bottom electrode layers is formed on the bottom electrode layers. Thereafter, a cell plate electrode layer (or metal electrode layer connected to the cell plate electrode layer) is formed  
5 on the ferroelectric layer as a top electrode layer of the ferroelectric capacitors ① and ②. The two bottom electrode layers are electrically connected to the output terminal /B of the register.

A capacitor unit can be formed in the same manner by  
10 connecting at least three ferroelectric capacitors in parallel.

Fig. 6 illustrates the capacitor unit FC2 in accordance with the first embodiment of the present invention. The capacitor unit FC2 has the same structure and  
15 formation method as the capacitor unit FC1 of Fig. 5. Figs. 7 and 8 show the capacitor units FC3 and FC4 in accordance with the first embodiment of the present invention. Here, a top electrode layer is not connected to a cell plate electrode layer but connected to a ground voltage terminal  
20 VSS (or load power).

Fig. 9 is an operational timing diagram in a power-up mode of the ferroelectric register in accordance with the present invention.

When the power voltage VCC reaches a predetermined  
25 level in T1 period after power-up, a reset signal RESET is

generated, and a power-up sensing signal PUP is enabled due to generation of the reset signal RESET.

Thereafter, the cell plat signal CPL is transited to a high level according to enabling of the power-up sensing signal PUP. Here, the voltage difference is generated between the cell both end nodes CN1 and CN2 by electric charges stored in the capacitor units FC1~FC4 of the register.

In T2 period, when the sufficient voltage difference is generated between the cell both end nodes CN1 and CN2, the pull-down enable signal ENN is enabled to a high level and the pull-up enable signal ENP is disabled to a low level, thereby amplifying the data of the cell both end nodes CN1 and CN2. The amplified data are an average value of the two ferroelectric capacitors connected in parallel.

In T3 period, when data amplification of the cell both end nodes CN1 and CN2 is finished, the power-up sensing signal PUP and the cell plate signal CPL are transited again to a low level. Accordingly, the destroyed data of the capacitor unit FC1 or FC2 is restored.

Here, the write control signal ENW maintains a low level to prevent an external data from being re-written.

Fig. 10 is an operational timing diagram for setting a new data in the register in a program write operation in accordance with the present invention.

When a predetermined time elapses after transmission of a command signal, new differential data D and /D are respectively inputted and stored in the capacitor units FC1 and FC2. If each capacitor unit FC or FC2 includes only one  
5 ferroelectric capacitor and the ferroelectric capacitor has a weak state, remanent polarization of the ferroelectric capacitor is out of a data sensing margin as shown in B of Fig. 3. In this case, the register may not store nonvolatile data.

10 However, when at least two ferroelectric capacitors are connected in parallel as in the present invention, the average remanent polarization of the capacitors connected in parallel is sensed. Accordingly, even if any one of the ferroelectric capacitors has a weak state, it can be  
15 compensated by the other normal state ferroelectric capacitor.

In the case that the two ferroelectric capacitors have a weak state, the average value thereof is too small to store data. However, it has low possibility that the two  
20 ferroelectric capacitors have a weak state at the same time. Moreover, when at least three capacitors are connected in parallel, it hardly happens.

When the input data D from a data I/O pad is disabled from a high to low level, a program cycle starts. Therefore,  
25 the write control signal ENW for writing a new data in the

register and the cell plate signal CPL are transited to a high level. Here, the pull-down enable signal ENN maintains a high level and the pull-up enable signal ENP maintains a low level.

5       As described above, each of the capacitor units FC1~FC4 of the ferroelectric capacitor unit 430 is formed by connecting the plurality of ferroelectric capacitors in parallel, to remarkably reduce data storage failure probability.

10       Figs. 11 to 14 are detailed structure diagrams respectively illustrating capacitor units FC1~FC4 of a ferroelectric capacitor unit 430 in accordance with a second embodiment of the present invention.

15       The first embodiment of the invention has suggested the capacitor units formed by connecting the ferroelectric capacitors ①②, ③④, ⑤⑥ and ⑦⑧ in parallel side by side.

20       In order to more reduce a layout area, the second embodiment of the invention provides the capacitor units FC1~FC4 formed by connecting a plurality of ferroelectric capacitors in parallel in a three-dimensional stack type.

25       For example, as shown in the capacitor unit FC1 of Fig. 11, a first electrode layer (bottom electrode layer), a first ferroelectric layer and a second electrode layer (top electrode layer) corresponding to the ferroelectric capacitor ① are sequentially formed. A second ferroelectric

layer and a third electrode layer (bottom electrode layer) corresponding to the ferroelectric capacitor ② are sequentially formed on the second electrode layer. Here, the first electrode layer and the third electrode layer corresponding to the bottom electrode layers of the ferroelectric capacitors ① and ② are electrically connected to an output terminal /B, and the second electrode layer is used as a common top electrode layer of the two ferroelectric capacitors ① and ②, for receiving a cell plate signal CPL.

That is, the first electrode layer, the first ferroelectric layer and the second electrode layer compose the capacitor ①, and the second ferroelectric layer and the third electrode layer are stacked symmetrically to the first ferroelectric layer and the first electrode layer from the second electrode layer used as the common top electrode layer, to compose the capacitor ②. The third electrode layer is electrically connected to the output terminal /B.

The process for connecting the ferroelectric capacitors in parallel in the stack type will now be briefly explained.

A contact plug is formed on the bit line B or /B which is an output terminal, and the first electrode layer, the first ferroelectric layer, the second electrode layer, the second ferroelectric layer and the third electrode layer are

sequentially stacked on the contact plug. Here, the first and second ferroelectric layers may include at least one dielectric film.

An insulation film is formed on the third electrode layer. A first contact hole for opening a predetermined area of the bit line B or /B and a second contact hole for opening a predetermined area of the third electrode layer are formed on the insulation film. A metal process is performed on the resulting structure, to form a metal line for commonly connecting the bit line B or /B to the third electrode layer.

Fig. 12 illustrates the capacitor unit FC2 in accordance with the second embodiment of the present invention. The capacitor unit FC2 has the same structure and formation method as the capacitor unit FC1 of Fig. 11. Figs. 13 and 14 respectively show the capacitor units FC3 and FC4 in accordance with the second embodiment of the present invention. Differently from the capacitor units FC1 and FC2 of Figs. 11 and 12, a second electrode layer (common top electrode layer) is connected to the ground voltage terminal VSS.

In the above embodiments, two ferroelectric capacitors are connected in parallel. It is apparent that more ferroelectric capacitors can be connected in parallel. For example, four capacitors can be formed side by side or

stacked on the same plane, to compose one capacitor unit.

Figs. 15a and 15b are diagrams illustrating four ferroelectric capacitors connected in parallel.

In Fig. 15a, the structures of Fig. 11 are double  
5 stacked and related layers are electrically connected. More structures of Fig. 11 can be stacked in the same manner as Fig. 15a so that more ferroelectric capacitors can be connected in parallel.

In Fig. 15b, the structures of Fig. 5 are stacked  
10 symmetrically in the up/down direction as shown in Fig. 11.

Fig. 16 is a structure diagram illustrating a capacitor unit in accordance with a third embodiment of the present invention.

Differently from the first and second embodiments,  
15 electrode layers are formed in the vertical direction.

That is, a first electrode layer connected to an output terminal /B (or B) is formed in the vertical direction. A first ferroelectric layer and a second electrode layer (capacitor ①) and a second ferroelectric  
20 layer and a third electrode layer (capacitor ②) are respectively formed in the vertical direction symmetrically from the first electrode layer (common bottom electrode layer) in the right/left direction.

In the ferroelectric register, a pumping voltage VPP  
25 greater than an external power voltage VCC is preferably



used as a cell plate signal CPL, to stably obtain a sensing margin.

Fig. 17 is a circuit diagram illustrating a cell plate voltage control unit for increasing the cell plate signal  
5 CPL to the pumping voltage VPP level in the ferroelectric register in accordance with the present invention.

The cell plate voltage control unit includes a delay unit 510, a pumping unit 520 and a level control unit 530.

The delay unit 510 is comprised of an inverter chain  
10 IV1~IV4 for outputting a delay signal DLY by non-inversely delaying a cell plate control signal CPL\_VPP\_CON.

When receiving a power voltage control signal VCC\_CON, the pumping unit 520 outputs a pumping voltage VPP level pumping signal by pumping the power voltage VCC according to  
15 the delay signal DLY from the delay unit 510. The pumping unit 520 includes a NAND gate ND1, a delay unit 521, a MOS capacitor C1, a driving unit 522 and a PMOS transistor P5 which is a pull-up driving device.

Here, the NAND gate ND1 NANDs the power voltage  
20 control signal VCC\_CON and the delay signal DLY, and the delay unit 521 includes an inverter chain IV5~IV7 for inversely delaying the output signal from the NAND gate ND1. The MOS capacitor C1 pumps the voltage level of the pumping signal CPL\_VPP precharged to the power voltage VCC level  
25 according to enabling of the PMOS transistor P5. The PMOS

transistor P5 is connected between the power voltage terminal VCC and the output terminal of the MOS capacitor C1, and has its gate terminal connected to receive the output signal from the driving unit 522. The driving unit 522  
5 includes a PMOS transistor P4 and an NMOS transistor N6 which are connected in series between the drain terminal of the PMOS transistor P5 and the ground voltage terminal VSS, and which have their common gate terminals connected to receive the output signal from the NAND gate ND1.

10       The level control unit 530 includes inverters IV8 and IV9, a level shifter 531 and a driving unit 532.

      The inverter IV8 inverts the cell plate control signal CPL\_VPP\_CON, and the inverter IV9 inverts the output signal from the inverter IV8.

15       The level shifter 531 includes PMOS transistors P6 and P7 and NMOS transistors N7 and N8 composing a latch structure, and level-shifts the pumping signal CPL\_VPP according to the output state of the inverters IV8 and IV9. In the level shifter 531, the PMOS transistors P6 and P7  
20 have their common source terminals connected to receive the pumping signal CPL\_VPP, and their gate terminals cross-coupled to each other's drain terminals. The NMOS transistor N7 is connected between the drain terminal of the PMOS transistor P6 and the ground voltage VSS, and has its gate  
25 terminal connected to receive the output signal from the

inverter IV8. The NMOS transistor N8 is connected between the drain terminal of the PMOS transistor P7 and the ground voltage VSS, and has its gate terminal connected to receive the output signal from the inverter IV9.

5       The driving unit 532 outputs the cell plate signal CPL by driving the pumping signal CPL\_VPP according to the output signal from the level shifter 531. The driving unit 532 includes a PMOS transistor P8 and an NMOS transistor N9. The PMOS transistor P8 and the NMOS transistor N9 are  
10 connected in series between the pumping signal terminal CPL\_VPP and the ground voltage terminal VSS, and have their gate terminals commonly connected to receive the output signal from the level shifter 531. The PMOS transistor P8 and the NMOS transistor N9 output the cell plate signal CPL  
15 through their common drain terminals.

Fig. 18 is a waveform diagram provided to explain an operation of the cell plate voltage control unit.

In order to pump the power voltage VCC in a low voltage area, the power voltage control signal VCC\_CON and  
20 the cell plate control signal CPL\_VPP\_CON are inputted in a high level. In this case, the cell plate control signal CPL\_VPP\_CON is delayed by the delay unit 510 for a predetermined time D, and outputted as the delay signal DLY.

Accordingly, in the delay time D, the power voltage  
25 control signal VCC\_CON has a high level, the delay signal

DLY maintains a low level, and thus the output from the NAND gate ND1 has a high level.

The NMOS transistor N6 of the driving unit 522 is turned on by the output from the NAND gate ND1, and thus the PMOS transistor P5 is turned on, thereby the output terminal of the MOS transistor C1 is precharged to the power voltage VCC. Therefore, the pumping signal CPL\_VPP maintains the power voltage VCC level according to the output from the MOS capacitor C1.

10 When the cell plate control signal CPL\_VPP\_CON has a high level, the NMOS transistor N8 is turned on, and the level shifter 531 outputs a low level signal. Accordingly, the PMOS transistor P8 of the driving unit 532 is turned on, and the cell plate signal CPL is outputted in the power  
15 voltage VCC level.

After the delay time D elapses, the output DLY from the delay unit 521 is enabled to a high level, and the output from the NAND gate ND1 has a low level. Therefore, the PMOS transistor P4 of the driving unit 522 is turned on,  
20 and the PMOS transistor P5 is turned off. The power voltage VCC is pumped according to the output from the MOS capacitor C1, and thus the pumping signal CPL\_VPP is outputted in the pumping voltage VPP level.

Thereafter, when the output from the level shifter 531  
25 has a low level, the PMOS transistor P8 of the driving unit

532 is turned on. Therefore, the cell plate signal CPL is outputted in the pumping voltage VPP level according to the high level pumping signal CPL\_VPP.

Figs. 19 and 20 are timing diagrams in the power-up mode and the program write operation of the register in accordance with the present invention.

The operations of the register in Figs. 19 and 20 are identical to Figs. 9 and 10 except that the cell plate voltage CPL is pumped to the pumping voltage VPP level by the cell plate voltage control unit, and thus detailed explanations thereof are omitted.

As discussed earlier, in accordance with the present invention, the ferroelectric register improves storage reliability and stability by reducing the data storage failure probability due to the weak state capacitor, by using the plurality of capacitors connected in parallel, instead of using the single capacitor. Furthermore, the ferroelectric register obtains the data sensing margin by pumping the cell plate signal into not the power voltage level but the pumping voltage level.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise

specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalences of such  
5 metes and bounds are therefore intended to be embraced by the appended claims.